Write a Verilog declaration of the following wires:

a. A32-bit wire having name data_bus and type wire
b. Scalar wires clock, set, and reset.2.